This paper presents an approach to verifying that a circuit as described by a continuous, di erential equation model is a correct implementation of a discrete speci cation. The abstraction from continuous trajectories to discrete traces is based on topological features of the continuous model rather than quantizing the continuous phase space. An practical veri cation method based on numerical integration is presented. The method is demonstrated by the veri cation that a toggle circuit satis es a discrete speci cation.
Introduction
Most research in hardware veri cation has been based on discrete models for circuit behavior Gup92]. In many high performance designs, discrete models are inadequate. Details of transition times, slew rates, capacitive coupling, etc. can be crucial for the correct operation of such designs. Accurate models for these phenomena are typically expressed as systems of non-linear di erential equations. Thus, it becomes important to verify that a circuit modeled by nonlinear di erential equations is a valid implementation of a discrete speci cation. This paper presents an approach to this problem based on methods from dynamical systems theory. Safety properties of the continuous model are veri ed by demonstrating the existence of suitable invariant manifolds in the continuous phase space. Interface speci cations are expressed as constraints on the relationship between signals and their time derivatives, and continuous trajectories are mapped to discrete traces rather than attempting to discretize the continuous phase space to de ne discrete states. This topological approach to describing behavior is described in section 3.
Section 5 describes the veri cation method. The continuous system is veried by computing a conservative bound on the reachable region of the system throughout a continuous integration. The reachable region is represented by its projection onto planes de ned by pairs of the continuous variables. This approach allows standard computational geometry algorithms to be used to maintain the data structure for the reachable region, and it avoids the exponential complexity of explicitly representing a high-dimensional object. A numerical integrator is used to determine the evolution of the reachable region. This approach is demonstrated by verifying that a toggle circuit implements its discrete speci cation. The circuit is described in section 4, and section 6 presents its veri cation.
Recently, there has been a large interest in the veri cation of continuous systems. Much of this is based on linear automata models OSY94] which cannot be applied directly to the non-linear models of VLSI circuits. Henzinger and Ho HH95] showed how these methods could be applied to non-linear systems by constructing asymptotically equivalent linear descriptions. The approach presented here di ers from theirs in that the veri cation is performed directly on the system on non-linear di erential equations. This facilitates using ideas from dynamical systems theory both for the speci cation and the veri cation of the design. Kurshan and McMillan KM91] presented the veri cation of an arbiter circuit using a circuit model similar to the one used this paper. They partitioned the phase space into xed boxes and computed a next-state relation between these boxes by integrating the non-linear circuit model for xed time steps. This leads to an interaction of the time step size and the box size that is avoided by the methods presented here.
A Discrete Toggle
In this paper, discrete behaviors are described using nite state automata. A nite state automaton is described by a quadruple (I; O; ; Q 0 ), where I is a set of binary valued inputs and O is a set of of binary valued outputs. The state space, S, is 2 This allows, for example, a counter to be constructed by connecting the output of one toggle element to the input of another as long as the environment assumption can be shown to be satis ed. Continuous behaviors can be described using ordinary di erential equations (ODEs). By analogy with a nite state automaton, we describe ODEs with a tuple, (I; P I ; O; ; Q 0 ). I is a set of real-valued inputs, and P I is a condition that must be satis ed by the inputs. For example, we assume that inputs are a continuous, bounded functions of time; additional conditions for inputs are 
Given a continuous model and a nite state automaton F, an abstraction function maps trajectories of to traces of F. We say that is an implementation of F with abstraction function A i for every trajectory of , A( ) is a valid trace of F. Note that abstractions map continuous trajectories to discrete traces rather than states to states. In this approach, discrete behaviors can be understood as topological properties of families of trajectories which allows concepts from dynamical systems theory to be applied to the problem of verifying that a continuous model of a circuit satis es a discrete speci cation.
Continuous Realizations of Discrete Behaviors
A "typical" trajectory The Annulus 1 2 3 4 t A "ricochet" trajectory ] that provides a topological basis for mapping continuous trajectories to discrete behaviors. When a variable is in region 1, its value is constrained but its derivative may be either positive or negative. When the variable leaves region 1, it must enter region 2. Because the derivative of the variable is positive in this region, it makes a monotonic transition leading to region 3. Regions 3 and 4 are analogous to regions 1 and 2 corresponding to logically high and monotonically falling signals respectively. Because transitions through regions 2 and 4 are monotonic, traversals of these regions are distinct events. This provides a topological basis for discrete behaviors. Furthermore, the horizontal radii of the annulus de ne the maximum and minimum high and low levels of the signal (i.e. V 0l , V 0h , V 1l , and V 1h in gure 2). The maximum and minimum rise time for the signal correspond to trajectories along the upper-inner and upper-outer boundaries of the annulus respectively. Likewise, the lower-inner and lower-outer boundaries of the annulus specify the maximum and minimum fall times.
If the annulus is given by two ellipses, then the trajectories corresponding to the inner and outer boundaries of the annulus are sine waves, and it is tempting to think of these as giving upper and lower bounds for the period of the signal. This is not the case. First, note that a signal may remain in regions 1 or 3 arbitrarily long. This is essential when verifying the toggle where we must show that the output satis es the constraints assumed of the input, even though the period of the output is twice that of the input. Furthermore, the signal is not required to spend any time in regions 1 and 3. The minimum period signal corresponds to a \ricochet" trajectory as depicted by the solid curve in the right most plot of gure 2. The period of this signal can be much less than that of the sine wave corresponding to the outer boundary of the annulus (the dashed curve). It is desirable to independently specify constraints on signal levels, transition times, and period. We achieve this by imposing minimum times that a signal must remain in regions 1 and 3. This construction allows a large class of input signals to be described in a simple and natural manner.
To verify safety properties of a continuous model, we establish the existence of an invariant manifold in R d . We then show that all trajectories starting from points in the initial region are contained in this manifold, and that all trajectories in this manifold satisfy the speci cation. This technique is the continuous analog of using discrete invariants to verify properties of state transition systems LS84].
For the toggle element, all trajectories in the invariant manifold should have a period twice that of the clock signal. This notion can be formalized using a Poincar e section PC89]. Let be the continuous signal corresponding to , and let c be some constant with V 0h < c < V 1l . Consider the intersection of the manifold with the = c hyperplane. These intersections form a Poincar e map. This intersection must consist of four disjoint regions (two for rising crossing c, and two falling crossings) and all trajectories must visit these four regions in the same order. Continuous trajectories can be mapped to discrete sequences of the discrete toggle described in section 2 by mapping regions of the manifold to states of the discrete toggle. The toggle element is compositional if it there is an output variable such that for all trajectories in the manifold, the value and derivative of this variable satisfy the constraints of the input ring. It must also be shown that this output satis es the minimum high and low time constraints. . The operation of this circuit can be understood by using a simple switch model starting from a state where the input is low. In this case, y will eventually become high, z is oating, and x is the logical negation of z.
If we assume that the value stored on node z is a well-de ned logical value, then the circuit has two possible states when is low: (x; y; z) = (L; H; H), and (x; y; z) = (H; H; L). Starting from these two states, we can derive the corresponding stable successor states for when is high. If the circuit is allowed to reach a stable state before each transition of the input, then it implements a toggle as illustrated by the state transition diagram shown on the right half of gure 3. The analysis presented in this paper is based on a simple circuit model using a standard, rst-order transistor model GD85] with three regions of operation: cut-o , saturation, and \linear." Capacitors are of xed value, and all capacitances are to ground. Using basic circuit analysis techniques, we obtain a system of non-linear di erential equations that is our continuous model for the circuit. A more detailed description of this model is given in GC94].
Veri cation
Let be a continuous model. Properties of can be veri ed by nding a manifold that contains all trajectories of . This can be done by starting with the initial region of the model and integrating the system of di erential equations to compute a bounding region at each step. In the present work, variations in the input signal and initial state are considered, but the model parameters are xed. Because the non-linear equations that arise from circuit models cannot be integrated analytically, this integration is performed numerically. Thus, this veri cation requires an assumption of the validity of the numerical integrator. The veri cation described in this paper uses a fourth-order Runge-Kutta integrator adapted from PF + 88].
The Brockett annulus provides a convenient way to perform this integration. When the input signal is in the rst or third region of gure 2, either the N-channel or the P-channel transistors controlled by are in cut-o . For typical CMOS circuits including the toggle this ensures that each node is either oating in which case the time derivative of its voltage is zero, or that it there is a conducting path to either Vdd or ground, but not both. In this case the voltage of the node asymptotically approaches the corresponding power supply value. Given a bounding region for trajectories upon entry to the rst or third region of the annulus, we integrate for the minimum low or high time respectively and then determine the bounding box for the reachable region. For nodes that are asymptotically approaching a power supply value, the box is expanded to include that value. The expanded box is used as the starting region for the next phase of integration. When is in the second or fourth region, its value is changing monotonically. This allows the integration to be performed with respect to which reduces the dimension of the phase space by one and re ects the natural dependence of the circuit on its input.
At each integration step, the reachable region is implicitly represented by a set of two types of constraints: simple and polygonal. Simple constraints give upper and lower bounds for the value of a single variable. Polygonal constraints give bounds on the values of pairs of variables: the polygon is a projection of the reachable region onto the plane corresponding to the two variables. In the current implementation, polygonal constraints are represented by simple, rectilinear polygons without convexity restrictions. Each polygon corresponds to a prism in the complete phase space, and the reachable region is represented by the intersection of these prisms clipped by the simple constraints. This approach avoids the exponential growth in complexity that would occur if the reachable region were explicitly constructed and it allows e cient algorithms from two-dimensional computational geometry to be utilized. The representation is conservative; accordingly, our veri cation method is sound but not complete.
At each integration step, a conservative estimate of the bounding region is computed. For each face of the reachable region, a maximumoutward translation is determined. This translation is an upper bound on the outward normal component of any trajectory starting from some point on the face. Since the entire face is translated outward by this amount, this bounds all trajectories starting from that face. By performing this computation for each face, a conservative estimate is obtained for the bounding region at the end of the integration step.
Focusing on the non-degenerate cases 1 , each face of the reachable region corresponds to a bound of a simple constraint or an edge from a polygonal constraint. If the constraint corresponds to a polygon edge, it gives an exact value for one variable and a bounding interval for the other. If the constraint is an upper or lower bound of a simple constraint, it gives a value for that variable. Given these explicit constraints, bounds on other variables can be derived from the polygonal constraints. In this way, we compute bounding intervals for each variable for each face. From this, maximum and minimum values are computed for the outward component of the derivative vector for points on the face. For models arising from CMOS circuit models, this requires calculating upper and lower bounds for the drain current of each transistor, and the monotonicity of the transistor model simpli es this calculation. Because a fourth-order integration algorithm is used, four of these derivative calculations are performed at each step, and an error estimate is calculated to adjust the step size.
There are several details that must be considered. First, as the integration is performed, some polygon edges will grow. To avoid excessively conservative estimates of the reachable region, edges are split into smaller edges when they exceed a pre-speci ed length. Conversely, when adjacent edges become suciently short, they are conservatively merged into a single edge for e ciency. If two polygonal constraints involve the same variable, then they each have edges corresponding to the maximum and minimum values of this variable. When one of these extremal edges is split, then it may be possible to compute a tighter bound for its outward derivative than for the corresponding edge of the other polygon. In this case, the unsplit edge may acquire an infeasible value at the end of an integration step. When this occurs, the algorithm solves the system of constrains and moves the infeasible edge to its maximally outward feasible position.
In addition to the change of variables to integrate with respect to , it is sometimes convenient to perform additional changes of the variable of integration. Once it is shown that some variable, u, changes monotonically with respect to , then u can be used as the variable of integration. This can provide tighter estimates of the reachable region, but it requires a relation to bound given u. This relation can be represented by another polygon, and the polygon manipulation routines for the integrator can be used to perform this change of variables as well.
Verifying the Toggle Circuit
The toggle element of section 4 can be veri ed by chosing an initial region and integrating that region through two periods of the clock input as described in section 5. An invariant manifold is identi ed by showing that the reachable region at the end of this integration is contained in the initial region. By computing the intersection of this manifold with the = 2:5volts hyperplane, it is shown that the manifold has a period that is twice that of as required. We use z as the output of the toggle, and by computing bounds on z and dz=dt at each integration step, we show that z satis es the same ring constraints as the input. Details of this process are described in the remainder of this section.
The speci cation for the input is an annulus whose inner-boundary corresponds to a 100 MHz., 4.5 volt peak-to-peak sine wave centered at 2.5 volts. The outer boundary corresponds to a 700 MHz. 5.5 volt peak-to-peak sine wave also centered at 2.5 volts. The large di erence between these frequencies demonstrates the robustness of the toggle to variations in the input signal. The minimum high and low times for are each 1 nano-second. This yields a minimum period of of 2:87 nano-seconds which corresponds to a maximum frequency of 348 MHz.
The circuit model is simpli ed by assuming that the capacitances at nodes xx, yy, and zz are negligible, and a four-terminal device model is used for pairs of transistors of the same type in series. A 160 femtofarad load is added to the z node to simulate the e ect of driving the input of another toggle element. \Typical" values for the MOSIS 2 n-well CMOS process were used for the analysis. All transistors have a 2 gate length and shape factors are shown in gure 3. Di usion and gate capacitances are included in the model; for simplicity, interconnect capacitance is ignored.
The initial region is given by the constraints: = 0:25; ?0:1 x 0:1; 4:9 y 5:1; and 4:8 < z < 5:1. The integration starts with entering the second region of Brockett's annulus. The integration is performed in four phases: (1) rising and high, (2) falling and low, (3) rising and high, (4) falling and low. Each phase is started with a new bounding box, and at the end of each phase, we verify that the reachable region is contained in the initial bounding box This demonstrates the existence of an invariant manifold as required.
In most of the phases, only a single variable has any large change in its value, and it is su cient to approximate the reachable region by a bounding box. However, in the phase where and z make low-to-high transitions, x and y also make high-to-low transitions (see gure 3). The correct operation of the toggle requires that y complete its transition before x goes too far low. In this phase, coupling of each pair of variables with polygonal constraints was required along with an additional change of variable of integration from to y.
At each step of the integration, bounds on z and dz=dt are computed. These are shown in gure 4 with the annulus used to specify the input. It can be seen that z satis es the speci cation for an input to the toggle. Furthermore, the integration shows that the minimum low-time for z is at least 2.74 nanoseconds and the minimum high time is at least 2.16 nanoseconds. Thus, z satis es the requirements for an input signal to the toggle.
The current implementation of the veri cation algorithm is only for proof of concept and no e ort has been for optimization. The run-time is dominated by the time for integration when z makes its low-to-high transition. When regions are estimated using polygons with a 0.25 volt nominal edge length, this step takes about forty minutes on a 50 MHz SPARC 10. When the nominal edge length is increased to 0.5 volts, the veri cation can be performed in just over ve minutes. Further work will be required to optimize the implementation and characterize its performance on a larger set of examples.
Conclusions
This paper has presented a method for verifying that a circuit modeled by a system of non-linear di erential equations satis es a discrete speci cation. The approach is based on topological properties of the continuous model. Veri cation of the continuous model is performed by numerical integration to determine a manifold containing all feasible trajectories. Properties of the trajectories can be derived from the manifold by using methods from dynamical systems theory such as Poincar e sections.
The method has been applied to a toggle element. It was shown that the toggle operates correctly for a large class of input signals, and that its output satis es the constraints required of its input. This means that these toggle elements can be connected in a chain to form a veri ed ripple counter. Although the toggle is a relatively simple circuit, its complexity is comparable to that of many cells in a typical standard-cell library. A potential application of these methods would be to verify that such a library has been properly designed and characterized.
